



RapidIO Switch API™ Application Note

Formal Status
December 8, 2014



About this Document

Topics discussed include the following:

- [RapidIO Switch API Introduction](#)
- [RapidIO Standard API \(DAR\)](#)
- [IDT Specific API \(DSF\)](#)
- [DAR and DSF Integration](#)

Revision History

November 28, 2014, Formal

- Added [Statistics Counter DSF](#)
- Added [Example Code](#)

June 6, 2013, Formal

- Added [Error Management DSF](#)
- Updated [Figure 2: DSF File Structure](#)
- Removed support for CPS Gen1 switches from the API
- Completed other editorial changes

March 22 2011, Preliminary

Added SerDes Configuration API to DSF.

November 3, 2010, Preliminary

First release of the document.

RapidIO Switch API Introduction

The RapidIO Switch API consists of two interfaces:

- The RapidIO Standard API (also known as the Device Access Routines or DAR) – This is an implementation of the functions defined in the *RapidIO Specification (Rev. 2.1) Annex 1: Software/System Bring Up Specification*. These routines use registers defined in the various parts of the *RapidIO Specification (Rev. 2.1)*, and therefore should work for any RapidIO compliant device.
- The IDT Specific API (also known as the Device Specific Functions or DSF) – This presents a common programming model for IDT's Tsi, CPS Gen1, and Gen2 switches. The API includes routines for managing routing tables and port/lane configurations. The DSF is dependent on the DAR for some routines and utilities.



"Gen2 switches" refers to all IDT CPS and SPS variants.



API support has been verified for the following devices:

- CPS-1848
- CPS-1432
- SPS-1616
- Tsi578
- Tsi576
- Tsi577

Other devices will be added as customers request them.

Both the DAR and the DSF are written in a device and platform independent fashion. Integration of the DAR and DSF requires the implementation of three platform-specific routines:

- A routine to send a maintenance read transaction and return the response data
- A routine to perform a maintenance write transaction
- A routine to delay a requested number of nanoseconds

The DAR and DSF are implemented using the same design pattern. Each consists of a database of routines, some or all of which may be device specific. Each routine in the database is accessed using a handle that identifies the driver for a device, the location of the device, and some constant register values for the device. The platform-specific maintenance read and write routines use the parameters in the handle when accessing the target device.

The parameter style of DAR and DSF routines are distinctly different. DAR routines have multiple parameters of simple types that are compliant with the definitions in the RapidIO specification. In contrast, all DSF routines accept three parameters: the device handle, an input parameter structure, and an output parameter structure. The DSF uses this approach to enable future expansion and modification of the parameters independent of a RapidIO vendor's software deliveries.

All DSF routines return a standard set of return codes. DAR routines that have a return code use the same return code values. All DSF routines also return an implementation-specific return code in the output parameter structure. In the event of a software failure, this return code identifies the location in the DSF code where the failure occurred.




When customers integrate the RapidIO Switch APIs, it is recommended to incorporate a mechanism for reporting DAR and DSF failure return codes and DSF implementation-specific return codes

The return codes are used when software support is required.

RapidIO Standard API (DAR)

Figure 1: DAR File Hierarchy



Each file is self documenting internally. The following list contains a brief description and background for each interface file:

- **DAR_Basic_Defs.h** – This file contains definitions for basic types (such as for unsigned 32-bit integer, UINT32) used by all other DAR and DSF files.
- **DAR_Reg_Defs.h** – This file contains definitions for the standard RapidIO register offsets and fields used by the DAR and some DSF files. The definitions are coded in a way to ensure they are endian-agnostic.
- **DAR_Uilities.h** – This file defines utility routines for reading or modifying multiple registers, control symbol composition and parsing, and packet composition and parsing. The control symbol and packet related routines allow translation between a structure that contains parsed field values, and a different structure that contains a stream of bytes. All defined control symbol and packet types and sizes are supported, including CRC computation.
- **DAR_Dev_Driver.h** – This file is the application interface to the DAR database defined in **DAR_DB.h**. Applications should always access functions through the interface defined in this file. **DAR_Dev_Driver.h** supports dynamic creation and destruction of device handles, as is necessary for systems that support hot insertion and removal. **DAR_Dev_Driver.h** defines all of the return codes used by the DAR and DSF.
- **DAR_DB.h** – This file is the interface that defines how the DAR database is initialized, and how device driver routines are bound into the DAR database. **DAR_DB.h** also defines the three platform-specific routines that must be implemented to integrate the DAR onto a specific platform. Drivers can always be added to the DAR database. There are no provisions to remove drivers. The size of the DAR database is controlled by parameters in **DAR_DB.h**.



DAR_DB.h contains example code for initialization of the DAR database and binding device drivers.

- DAR_DB_Private.h – This file defines a few macros and details related to device handles and the DAR database that are relevant only to the DAR and DSF.



Applications are strongly discouraged from using definitions in DAR_DB_Private.h.

- DAR_Utility.c – This file implements the routines defined in DAR_Utility.h.
- DAR_Drv_Driver.c – This file implements the routines that will access the device driver routine bound into the DAR DB for a specific function. The routines all have the same design pattern.
- DAR_DB.c – This file implements default routines for every DAR function, based on RapidIO standard registers and RapidIO compliant behavior. “Stub” routines are also implemented, which return a “STUBBED” return code and have no other functionality. After initialization, the last device driver entry in the DAR database contains the default routines. All other device driver entries in the DAR database are initialized with stub routines. The DAR database management routines prevent implementation-specific device drivers from overwriting the last “default” device driver. If no other device driver is found for a device, the “default” device driver is chosen.

The “default” device driver routines are the basis of any new device driver. The driver has the option of overwriting the existing “default” routines with implementation-specific routines.

IDT Specific API (DSF)

The Device Specific Functions, or DSF, contains routines that operate on implementation-specific registers, maximizing performance and functionality. It provides a unified API for the Tsi, CPS Gen1, and Gen2 switch families. The design intent is to keep the API as simple and consistent as possible.

The file structure of the DSF is shown in [Figure 2](#). The DSF currently has the following public interfaces:


- IDT_Port_Config_API.h – Configure, query, and manage implementation-specific aspects of port operation for IDT RapidIO devices
- IDT_Routing_Table_Config_API.h – Manage and query routing tables using implementation specific registers.
- IDT_Error_Management_API.h – Event management and handling for IDT RapidIO devices.
- IDT_Statistics_Counter_API.h - Configure, enable, and read statistics counters for IDT RapidIO devices
- IDT_SerDes_Config_API.h – Configure, query, and optimize CPS Gen2 SerDes operation (signal quality optimization).
- IDT_DSf_DB_Private.h – This file contains definitions that control which devices are supported by the DSF, as well as the definition of the DSF initialization routine.

There are many private interfaces within the DSF that should not be used by application code (see [Figure 2](#)). They are discussed below only to enable users to customize the DSF implementation.



It is strongly discouraged that applications use definitions in any private interface since these can change without notice.

Figure 2: DSF File Structure



Port Configuration DSF

The IDT Port Configuration (PC) DSF is defined in IDT_Port_Config_API.h, and supports the following functionality:

- Assigns lanes to ports, either one port at a time or for an entire device
- Configures port and lane operation, including port width, lane speed, lane swapping, and differential pair inversion
- Resets the link partner and/or the associated port on a device
- Clears errors on a port, including ackID resynchronization
- Configures aspects of secure port operation, including acceptance of reset requests from the link partner

Tsi and CPSGen2 switches are supported by these interfaces. These devices are designed to connect to a host processor through configuration pin settings or by register settings stored in an I²C EEPROM. The host can then configure the remaining device ports based on an application-specific constant structure. Hot swap events are supported through the ability to reset ports/link partners, and to clear errors.



Lane and port configuration is usually the first step in switch initialization.



The Port Configuration DSF creates a consistent interface for performing these actions on IDT devices; however, the configuration of an individual device is constrained by the capabilities/architecture of that device.


Routing Table DSF

The Routing Table DSF is defined in `IDT_Routing_Table_Config_API.h`, and supports the following functionality:

- Initializes routing tables
- Sets individual unicast and multicast routes
- Allocates and deallocates multicast resources
- Determines the routing of a destination ID (probe)
- Probes and sets routing for all destination IDs on a port or for the device

The Routing Table DSF supports a programming model that is directly compatible with the CPS Gen1 and Gen2 switch families. As shown in [Figure 3](#), this is an hierarchical model that routes 16-bit destination IDs according to the “Domain” routing table. 8-bit destination IDs and 16-bit destination IDs selected by the “Domain” routing table, are routed according to the “Device” routing table.

Figure 3: Routing Table DSF Programming Model



The Routing Table DSF is consistent for all switch families when a system uses only 8-bit destination IDs. The 16-bit routing table programming model implemented in CPS Gen1 and Gen2 devices is different than that supported by the Tsi switches. As a result, the following restrictions on Routing Table DSF usage apply to 16-bit systems that must support both Tsi and Gen2 switches:

- All routing tables must be initialized after power-up and whenever a port is reset
- Only one Domain routing table entry can select the Device routing table

- Multicast destination IDs must be 8-bit destination IDs, or 16-bit destination IDs with “0” in the most significant byte



Tsi switches do not directly support the special routing value “0xDF” to drop packets. The DSF supports this by setting the routing table entry with an inverted parity bit, which causes the packets to be dropped.

A side effect of the Routing Table DSF routines is that Tsi switches detect LUT parity errors when packets are dropped.

The required usage model for these routines is:

1. Initialize all routing table entries on all ports
2. Configure routing for each destination ID in the system



Look-up table configuration is usually the second step in switch initialization.



Port configuration must be completed before routing table configuration can begin.

Error Management DSF

The Error Management (EM) DSF is defined in `IDT_Error_Management_API.h`, and supports the following functionality:

- Configures parameters for the Port-Write notification mechanism
- Enables/disables and queries which events are detected, and the notification mechanism (interrupt, port-write) for those events
- Parses received port-write data
- Determines which events have been detected and clears the detected events
- Creates events for software test purposes

The Error Management DSF defines events that are supported by Tsi and CPS Gen2 switches. CPS Gen1 devices are not supported, as they have few error management features.

The events are categorized in three severity levels:

- **Fatal** – It is not possible to exchange packets on the link. When detection of these events is enabled, the Error Management DSF configures the device to automatically discard packets to prevent a cascade congestion failure of the system. For example, the removal of a link partner is a fatal error in most systems.
- **Drop** – A packet has been dropped due to an error. An example “drop” event occurs when a switch receives a Port-Write that has a hop count value of zero.
- **Informational** – An event has occurred that the system may want to know about. For example, an informational event can be detected when a link initializes.

The Error Management DSF provides a toolbox for many different error management system designs. One example design is summarized as follows:

- Initialize system event management by configuring the Port-Write notification mechanism if required, enabling events that the system must handle, and setting the notification mechanism
- When an event notification (interrupt or port-write) is received, the system dispatches the event to a software entity for handling. This is reasonable because event handling is not real-time critical.
- The software entity uses the Error Management DSF to parse the port-write, to determine the list of outstanding events, and to clear those events.

- The software entity may also use the Port Configuration DSF and Routing Table Configuration DSF to adjust system operation based on the events received.

Statistics Counter DSF

The Statistics Counter DSF is defined in `IDT_Statistics_Counter_API.h`. It supports the following functions:

- Interfaces which support initializing statistics counters and reading statistics counters in both Tsi and CPS Gen2 switches
- Interface to configure Tsi statistics counters
- Interface to configure CPS Gen2 statistics counters

The Statistics Counter DSF supports statistics counter registers which behave as follows:

- The statistics counters are 64 bits in size, and roll over when they reach a maximum value.
- The difference between the previously read value and the current value is provided.
- A statistics counter may be initialized to 0.
- Statistics counters may be “owned” by different system entities.
- Only one system entity can reliably read a statistics counter. If more than one entity must read a statistics counter, one entity must be responsible for reading the counter hardware and sharing the results with other entities.

SerDes Configuration DSF

The SerDes Configuration DSF is defined in `IDT_SerDes_Config_API.h`. It consists of routines that perform the following functions:

- SerDes Transmit Parameter range query, value query, and set
- SerDes Receive Parameter (DFE) range query, value query, and set
- Configure and read bit error rate counters for a port
- Scan SerDes receive parameter values to determine optimal values
- Monitor signal quality (received bit error rate) for a lane
- Adjust SerDes Receive Parameter values if the monitored signal quality does not meet required standards

The SerDes Configuration API is intended for use only with links whose signal characteristics are between medium and long reach according to the *RapidIO Specification (Rev. 2.1)*, Part 6. Only IDT's Gen 2 switches are supported by the SerDes Configuration API. For more information on signal quality optimization, see the *IDT Signal Quality Optimization Application Note*.

The SerDes Configuration API is intended to be used as follows:

- SerDes Transmit and Receive parameters must be set before a port is used. These parameters can be set from an EEPROM connected to the device, or by system host software during system initialization. Bit error rate counter configuration is also performed as part of system initialization.
- The SerDes Transmit and Receive parameters must be determined before system initialization. The RapidFET-JTAG tool, which is available at www.fetcorp.com, can be used to determine SerDes transmit and receive parameters. SerDes receive parameters can also be determined before system initialization through execution of the SerDes Configuration API Scan function.
- Variations in operating and manufacturing may result in the need to adjust the initial SerDes receive parameters. SerDes receive parameters can be adjusted by repeatedly calling the `idt_sc_ber_adj_update()` routine with the bit error rate counter value.

- During normal system operation, the signal quality of each lane can be checked periodically by reading the bit error counter and calling the `idt_sc_ber_mon_update()` routine. This process is called “monitoring”. The `idt_sc_ber_mon_update()` routine implements a leaky bucket for bit errors. If the programmed maximum bit error rate is exceeded, the `idt_sc_ber_mon_update()` routine may optionally invoke SerDes receive parameter adjustment.

DSF Implementation

The DSF is implemented using a design pattern similar to the DAR. All driver routines are bound into a database. The database is accessed through routines defined in the interfaces (`IDT_Port_Config_API.h`, `IDT_Routing_Table_Config_API.h`, `IDT_Error_Management_API.h`, and `IDT_Serdes_Config_API.h`).

All IDT routines are bound into the DAR and DSF by routines defined in `IDT_DSF_DB_Private.h`. `IDT_DSF_DB_Private.h` is named as a private interface to prevent application code from using it. This interface should be used only by application initialization code. The DSF DB is implemented in `IDT_DevSpecFunctions.c`.

The remaining code implements the DSF. The code is provided to enable debugging within customers systems. Application code may make use of Tsi, CPS Gen1, and Gen2 register definitions.



Application code is cautioned against using any utility routines and definitions that are internal to the DSF.

IDT may change the internal implementation and definitions of the DSF without notice. The public interfaces will remain constant, and forward/backward compatible.

The remaining files are categorized as follows.

CPS Gen1/Gen2 Register Definitions

`CPS1848_registers.h`, `CPS1616_registers.h`.



`CPS1848_registers.h` definitions are used for functions common between the CPS-1848 and CPS-1616. CPS-1616 definitions are used for functions specific to the CPS-1616.

Tsi Register Definitions

`tsi578.h`, `Tsi575.h`, `Tsi575_CG.h`, `Tsi575_EM.h`, `Tsi575_GPIO.h`, `Tsi575_I2C.h`, `Tsi575_RC.h`, `Tsi575_SRSF.h`



Tsi575 definition files are for the switch component of the Tsi620.

Internal Private Interfaces

`IDT_Common.h`, `IDT_CPS_Common_Test.h`, `IDT_Tsi57x_API_Private.h`, `IDT_CPS_Gen1_API.h`, `IDT_CPS_Gen2_API.h`

CPS Gen1/Gen2 DSF Implementation

`IDT_CPS_PORT_Common_API.c`, `IDT_CPS_RT_Common_API.c`, `IDT_CPS_EM_Common_API.c`, `IDT_CPS_Gen1_API.c`, `IDT_CPS_Gen2_API.c`, `IDT_SerDes_ADFE_Lib.c`

Tsi DSF Implementation

`IDT_Tsi57x_API.h`, `IDT_Tsi57x_API.c`

DSF Implementation

IDT_DevSpecFuncs.c, IDT_Port_Config_API.c, IDT_Routing_Table_Config_API.c, IDT_Error_Management_API.c, DT_Statistics_Counter_API.c, IDT_SerDes_Config_API.c

DAR and DSF Integration

Integration of the DAR and DSF onto a platform requires that routines to read registers (ReadReg), write registers (WriteReg), and delay (WaitSec) must be bound into the DAR/DSF.

The DAR and DSF are initialized by calling IDT_DSF_bind_DAR_routines(), as defined in IDT_DSF_DB_Private.h. IDT_DSF_bind_DAR_routines() performs the following functions:

- The DAR and DSF databases are initialized
- WriteReg, ReadReg, and WaitSec routines are bound in
- DAR and DSF routines for those devices specified by constants in IDT_Common.h are bound in

After IDT_DSF_bind_DAR_routines() has been called, additional device drivers may be bound in to the DAR and/or DSF.



All accesses to the device must use DARRegRead and DARRegWrite.

If registers are read or written without using DARRegRead or DARRegWrite, the behavior of the DAR and DSF is undefined.



ReadReg and WriteReg must not be called directly by application code.

Application code must always call DARRegRead and DARRegWrite.



The WaitSec routine can be called directly by application code.

The WaitSec routine must support a granularity of microseconds.

The WaitSec routine must wait at least as long as the period requested.

Data Structures and Pointers

The DAR_DEV_INFO_t data structure, passed to all DSF routines, contains two pointer fields for use by fabric management application software:

- privateData: Pointer to fabric management application data structure. This data structure may be used by device specific extensions to the DAR or DSF.
- accessInfo: Information required to read/write registers on the correct instance of a device. Examples are preferred access method (maintenance packets, data packets, or out of band media) and data associated with the access method (destID, hopcount, RapidIO memory address, I2C device identifier).

The DAR and DSF do not make use of these two fields. It is the responsibility of the application to initialize and use these fields, if necessary. Typically, when a DAR_DEV_INFO_t instance is declared or allocated, associated implementation specific data structures are bound into privateData and accessInfo.

Mutual Exclusion

The DAR and DSF routines do not incorporate mutual exclusion support. Application code is responsible for implementing mutual exclusion support for two aspects of system operation:

1. A device should only be manipulated from one thread of execution at a time. This implies the standard routines for register access mutual exclusion, `DARrioAcquireDeviceLock` and `DARrioReleaseDeviceLock`, must be used by the application code.
2. Some sequences of register accesses, such as reading or writing routing tables, must occur sequentially without interruption. Examples of these are routing table manipulation routines for both the DAR and DSF. For this reason, calls to DAR and DSF routines must ensure that they are allowed to run to completion without interruption.

Interrupts and Exceptions

Register reads and writes may time out as part of normal system discovery and error handling operation. For many systems, these timeouts occur in about 10 microseconds. Users may find that it is most efficient to perform an in-line “busy wait” rather than to handle an interrupt for such short timeout intervals.

If maintenance packets are generated by a processor read, exceptions that occur due to response timeouts must be handled. This implies integrating interrupt support into the DAR `ReadReg` and `WriteReg` routines.



The `DAR_DEV_INFO_t` structure has two pointers, `privateData` and `accessInfo`, which can be used by the application/platform to integrate support for register access related interrupts and exceptions into the DAR and DSF.

The DAR and DSF routines are reentrant. They can, therefore, be called from within interrupt handlers or by application code.



The number of register accesses performed by a DAR routine, particularly for routing table manipulations, may be large. This is particularly true of routines that read or write the entire routing table of the device. This can impact interrupt performance.

Example Code

The file `example_code.c` contains examples for

- Initialization/integration of the DAR and DSF
- Fabric management application data structures
- Example usage of the Port Configuration DSF, Routing Table DSF, Error Management DSF, and Statistics Counter DSF interfaces